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ABSTRACT
Speed control of d.c. motors by phase-locked loops (PLL)
is becoming increasingly popular. Primary interest has been
in employing PLL for constant speed control. This thesis
investigates the theory and techniques of digital PLL to
speed control of a brushless d.c. motor with a variable speed
of operation. Addition of logic controlled count enable/
disable to a synchronous up/down counter, used as a phase-
frequency detector, is shown to improve the performance of
previously proposed PLL control schemes.
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I. INTRODUCTION
Digital phase-locked loops (PLL) provide a means for very-
precise motor speed control. The speed accuracy is obtained
by producing for each cycle of reference input one, and only
one, cycle of output. Additionally, the digital components
and shaft encoders used in PLL speed control are, to a large
degree, insensitive to parameter variations due to component
wear or environmental effects. Moore [Ref. 1] describes the
design of a digital PLL speed control system, using the
MC4044 phase frequency detector, to provide 0.002 percent
speed regulation. The application of digital phase-locked
loops to reference speeds is addressed by several authors
[Refs. 2-5], in each case a constant reference is required to
achieve accurate speed regulation. This thesis investigates
the application of digital phase-locked loops to motor speed
regulating and tracking of a variable and rapidly varying
reference speed.
Digital phase-locked loop speed control of a brushless
d.c. motor further enhances the advantage of electronic
commutation. The elimination of mechanical commutation in
the control system improves reliability and increases
lifespan. Additionally, the excellent response time, small
size and high efficiency of the brushless d.c. motor makes it
a logical choice for a host of new applications. Of
particular interest are flight control actuator systems of
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Navy tactical missiles and space systems where reliability
and long life are essential.
II. PHASE-LOCKED LOOPS
Before describing the implementation of a digital phase-
locked loop, using a synchronous up/down counter, a basic
outline on phase-locked loop principles will be presented.
A. PHASE-LOCKED LOOP PRINCIPLES
A basic phase-locked loop motor speed control system is
shown in Figure 2.1.
re ference
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Fig. 2.1 Basic PLL Motor Speed Control System
The signals S\ and S2 are pulse trains generated by the
reference frequency (fj) with phase (0 \) and the motor
feedback frequency (or speed) (f2) with phase ( 2 ) • S 9 ma Y
be generated by an optical encoder mounted on the motor shaft
or by Hall effect sensors mounted in the motor casing.
The phase error pulse train S Q is generated by the phase
detector, it has a constant amplitude (+V S ) and pulse width
proportional to the phase difference:
e = 01 - 02 (eqn 2.1)
Under phase-locked conditions, that is fj = f 2 , there is a
synchronization, pulse for pulse, of S\ and S2. S e wiH then
be a train of pulses of constant amplitude (V
) ancj pu i se
width (0 e /2TTT). Figure 2.2 illustrates the pulse trains for
a phase-locked system. Should a disturbance cause an
Fig. 2.2 Phase Detector Output, f\ = £2
with
X Leading 2
increase or decrease in f2» the pulse width and subsequently
the average value of S
e will adjust accordingly.
The pulse train S e can then be smoothed by a lowpass
filter. The filtered signal is then the average or d.c.
component of S e -
Now consider the case when the system is not in phase-
lock. For example, f \ > f2» the pulse trains for S\, S2 anc*
S
e are shown in Figure 2.3. From Figure 2.3, it can be seen
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Fig. 2.3 System Not in Phase-lock,
that with each successive cycle of input the pulse width of
S e increases unless f2 increases. In order for the phase-
locked loop to acquire "lock", three conditions must be met
[ Ref . 6] :
1. The system must be stable.
2. The frequency of the effective error signal should be
within the bandwidth of the system.
3. The average value of the phase detector's output,
plus any amplification and bias applied, must be
sufficiently large to drive the motor at the reference
frequency
.
The average value of the phase detector output, when
phase-locked, is shown in Figure 2.4 as a function of phase
10
error. Figure 2.4 illustrates the linear relationship
between the phase error and the output of the phase detector
within the region
-2fT to 2TT . V s represents the maximum
output voltage of the phase detector. This model was
originally suggested by Moore [Ref. 1] and can be used to
determine the range of frequencies over which the phase
detector can achieve lock.
Fig. 2.4 Phase Detector's Output as a Function of
Phase Error
In order to evaluate the frequency range over which the
phase detector can operate, a constant, K, is defined to be
the gain of the motor loop in (rad/sec)/ vol t. The frequency
of S2 wil1 be
2 = f + K V avg /2TT ( eqn 2.2)
where f() ^ s a center frequency due to a bias voltage. The
11
maximum of V avg occurs when e = 2<r*-, then V avg = + V s
Similarly for e = -2ty, then V avg = -V s . The lock range is
then
f
- K V S /2TT <f 2 (lock) <_f + K V s /2Tr (eqn 2.3)
which is defined to be the range of frequencies that the
system can operate over while maintaining phase lock [Ref.
3],
B. DIGITAL PHASE DETECTOR
In a digital phase detector, the phase difference is
measured by the time difference between the rising (or
trailing) edges of S
1 and S 2 . A state diagram of a digital
circuit which senses the leading edges of the input signals
and changes states accordingly, as suggested by Tal [Ref. 2],
is shown in Figure 2.5. A rising edge on S\ ( S \ f ) shifts
the state to the right, a rising edge on S 2 (S? k) shifts the
state to the left. If the phase detector is in the + V s state
Fig. 2.5 Three-state Diagram of Digital Phase Detector
and a rising edge on Si or S 2 occurs prior to a shift to the
"0" state, the state remains the same. For the three-state
12
phase detector, five conditions can exist:
1. f
1 =
f 2
and +V S .
Si leads S2 the output switches between
2. fl = f2, S2 leads SI, the output switches between
-Vs
and 0.
3
.
f 1 - f2 » $l is in phase with So and the output
zero .
1 s
4. f^ > 1 2, the output switches between zero and +V S
with more time spent in the +V state.
5. f2 > fl, the output switches between -V s and zero
with more time spent in the -
V
g state.
The three-state phase detector is subject to a false lock
hazard because it cannot encode phase errors greater than 2 *»T.
A false lock condition is illustrated in Figure 2.6. Note
the region labeled false lock in Figure 2.6. Si has a
Vs
s
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se
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Fig. 2.6 False Lock Hazard
leading edge which rises when its phase is 677", at that time
the phase of S2 is 3.6TT. The phase error, from equation 2.1
is
13
e = 6Ti- - 3.6^ = 2.4TT (eqn 2.4)
The pulse width of the phase detector, in terras of the
reference T, should be
Pulse width = e /2^ T = 1 . 2T (eqn 2.5)
This, however, is not in agreement with the mechanics of a
three-state phase detector. Because the phase detector is in
the +VS state when S -, rises at 6 <tr , it simply remains in the
+V S state. When S^ rises at 4vr , the phase detector
transitions to the "0" state. The phase detector has a pulse
width, from Figure 2.6, of 0.4T in the region of false lock.
The average value of the phase detector over the fourth time
period, where the false lock occurs, is
V
'S (eqn 2.6)
avg
From equation 2.4 the phase error in the false lock region is
greater than 2 *\Y . According to Figure 2.4, the average
output of the phase detector for phase error greater than
2 Tf should be +V S , however from equation 2.6 Vavg. is only
0.2V S . Therefore, a false lock condition can exist.
C. n-STATE PHASE FREQUENCY DETECTOR
A method for eliminating the false lock hazard is
suggested by Whitaker and Tal [Ref. 3], The approach is to
increase the number of states available to the phase
14
detector. A state diagram for a n-state phase detector is
shown in Figure 2.7. The n-state phase detector provides a
Fig. 2.7 State Diagram for n-State Phase Detector
mechanism to encode phase differences greater than 2TT. As
with the three-state phase detector, the time duration
between rising edges of S i and S2 is a measure of phase
difference (when less than 21T). With the n-state phase
detector, however, a phase difference greater than 2tt i s
encoded by a transition to a higher state. Each transition
to a higher state is equivalent to an integer multiple of
2ir
.
To illustrate how the n-state phase detector avoids the
false lock hazard of the three-state phase detector, observe
Figure 2.8. The pulse trains in Figure 2.6 are shown again
in Figure 2.8, this time with a n-state phase detector. Note
that when Si leads S2 by more than 2TT, it is encoded by an
increase in amplitude in the phase detector's output.
Comparing the output of the n-state phase detector, Figure
2.8, to the three-state phase detector, Figure 2.6, reveals
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the advantages of an increase in available states. For the
n-state phase detector, in the time period of interest, the
Se
ft Zft" 3Tf ATf 5fr 61> 7-0- 8tt 9tT- I (J1V
IV Z\e i^r 4-ft- 5Tt 6Tb
2V
U - V
-
time period of interest
Fig. 2.8 Output of n-State Phase Detector
pulse duration between rising edges of S ^ and S2 has not
changed, however it has increased in amplitude. Therefore,
the average value during the period will be
avg
BO- r r
= ±[S^- »}*!* %)**-»'S (eqn 2.7)
Examination of Figure 2.4 indicates this would be the
desired average value for a phase error of 2.4TT, if the
phase detector was not limited to +y s .
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III. SYNCHRONOUS UP/DOWN COUNTER IN PHASE-LOCKED LOOPS
Implementation of the n-state phase frequency detector,
as suggested in Chapter 2, is quite straightforward. With an
up/down counter and D/A converter (DAC), the state diagram in
Figure 2.7 can be easily realized. In operation, the leading
edge of a reference signal pulse (Si) causing a count up
(state transition) and a leading edge of the feedback signal
(S2) causing a count down. The action of such a device is
described by Geiger [Ref. 4] to be a frequency error
integrator .
The action of the up/down counter is a stepwise increase
or decrease in voltage with each leading edge of the input
signals. Clearly, if a difference exists between the
frequencies of Si and S2» the output of the up/down counter
will adjust according to the more frequently occurring pulse
train. If the output voltage of the up/down counter is
applied to a d.c. motor, with the motor's speed as the
feedback signal (S 2 )» then the motor's speed will adjust with
the increase (decrease) of voltage until the frequency error
is zero. In this sense the up/down counter can be considered
a frequency detector.
Once the two input frequencies are nearly equal, the
up/down counter will alternate between two values, changing
with each input signal leading edge. The output would be a
pulse train of constant frequency and pulse width, with an
17
average value sufficient to drive the motor at the reference
frequency. Should a frequency difference occur, the pulse
width would adjust accordingly as in a phase detector, or if
the frequency error continued, the counter would eventually
change count.
A. UP/DOWN COUNTER AS A FREQUENCY ERROR INTEGRATOR
The input pulse trains Si and S2 and the output of an
up/down counter-DAC are shown in Figure 3.1. The example in
Figure 3.1 assumes the feedback signal S2 comes from a motor
initially at rest which accelerates to a locked condition.
As can be seen in Figure 3.1, with an initial large
difference between f
1 an d f 2> t h e counter counts up rapidly.
As the frequency difference becomes small, the rate at which
the counter increases decreases. The effect is similar to a
frequency error integrator.
The output of the up/down counter-DAC can be expressed
as
AV
= K c (fccount) (eqn 3.1)
where ^ count = change in counter
K
c = incremental voltage of each count
AVq = change in output voltage of DAC
also
where
K
c = vmax/Count max
v max
Count
= maximum DAC voltage
(eqn 3.2)
max = maximum count available to the
the counter (8 bit counter = 255)
18
01
o
o
wH
I—
• s
P£ HW CO
E- >
p ao oo >
:z;
o
L"
E7-
J
Q
CO
C\2
CO
L
L
c
1
1
i
9 9*202-
(sxioa) ova-HaiNAOD NMoa/dn
CO
q6
o
CD
o
6
o
^ COo
o
CO
o
CV2
o
W
o
b
o
o
6
f-
Fig. 3.1 Up/Down Counter as a Frequency Error
Integrator
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The change in count in a time period is the number of cycles
of Si less the number of cycles of S2*
ACount = (fj _ f 2 ) £t (eqn 3.3)
Substituting equation 3.3 into 3.1 yields
kV Q = K c (fi _ f 2 ) £t (eqn 3.4a)
or
AVq/Ac = K c (f x - f 2 ) (eqn 3.4b)
taking the limit as t-*
l<« AVQ /^t = dVQ /dt = Kc (fx - f 2 ) (eqn 3.5)
and integrating both sides with respect to time
v
=
Kc [ (f l " f 2 }
dt + C (ecl n 3 ' 6)
From equation 3.6 the up/down counter is a true frequency
error integrator, with resolution subject to the step size
B. THE UP/DOWN COUNTER AS A PHASE FREQUENCY DETECTOR
When the reference and feedback frequencies are very
nearly equal, the counter will hold its count with a duty
cycle in its least significant bit (LSB). The duty cycle is
a result of the counter transitioning on alternating leading
edges of Si and S2* The count stored by the up/down counter
is sufficient, within the counter resolution K
c> to drive the
motor at the reference frequency.
With the frequency difference resolved by the up/down
counter, the phase error is measured by the time duration of
20
the LSB in its high state. The output of the up/down counter
under "frequency locked" conditions is shown in Figure 3.2.
The average voltage output of the up/down counter-DAC
will be
avg = V n + T d /T • (V n+i - V n ) (eqn 3.7)
where Tj is the time duration of the LSB in V n+ i and T is the
period of the reference frequency.
s
.
1
1
•
1
T
— ff f2
S
2
LSB
- - n
f n -vn+l
v
n *
Fig. 3.2 Up/down Counter-DAC Output
Figure 3.2 and equation 3.7 illustrate the phase lock
characteristics of the up/down counter. The discrete
voltages V
n and V n+ i do not provide the exact voltage
necessary to drive the motor at the reference frequency. The
duty cycle of the LSB provides the incremental adjustment
21
between V n and V n +1 t0 satisfy the average voltage
requirements for a given motor speed and torque.
C. IMPROVED TIME RESPONSE OF THE UP/DOWN COUNTER PFD
In choosing the up/down counter step size, K
c
(volts/count), consideration must be given to the trade off
between
:
1. Integration and frequency lock resolution.
2. Rate at which counter can change voltage levels.
Clearly, if K
c ^ s very small, the up/down counter could
resolve the discrete voltage levels V n and V n+ j in Figure
3.2 to an almost insignificant difference. However, for a
change in reference frequency or a torque load induced
frequency error, the counter must count up (or down) to a new
operating value. In this case a large value of K c is
desired. With a large K
c the counter could change to the new
operating value in only a few cycles, then rely on the duty
cycle of the LSB to compensate for the loss in resolution.
The primary purpose of the up/down counter-DAC is to
provide the d.c. voltage required to drive the motor at the
reference speed. With this in mind, an alternative approach
to improving the time response of the up/down counter exists.
From Figure 3.1 any down count when £2 < f l onlv slows the
counter from reaching the required count value. Likewise,
for f? > fl» a count U P is undesirable. At the expense of
additional hardware to sense the over/under frequency
condition and logic circuits to enable and disable the
22
counter accordingly, the counter's time response can be
significantly improved.
In order to provide the necessary logic signal to
enable/disable the counter's up/down inputs, digital
frequency to voltage converters (F/V) must be added to the
system. Referring to Figure 3.3, National Semiconductor AN-
210 f r eq uenc y- t o- vo 1
t
age converters, which employ phase-
locked loop techniques, may be used to provide precise
frequency-to-voltage conversion. The voltage output of the
F/V converters, through a differential amplifier with gain
Kp, provides a signal which is positive if f^ > f2 and
negative if f2 > fl« This signal, through logic gates,
inhibits the appropriate counter input. The inhibit is
accomplished by combining through OR gates a steady high
logic level with the input pulse train to be disabled.
Figure 3.3 illustrates the basic implementation of the
circuit .
The addition of the F/V converters and differential
amplifier provides an additional advantage. They can be used
to provide a proportional gain path. The addition of a
proportional gain path enhances the overall stability of the
system and provides a source of drive when a large frequency
error exists. This is an important factor since the up/down
counter no longer acts as a frequency error integrator until
the error is very small. The action of an up/down counter
with logic controlled count enable/disable cutouts is shown
in Figure 3.4. As in Figure 3.1, the example assumes the
23
signal S2 comes from a motor initially at rest which
accelerates to a locked condition.
2 7V VW
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Fig. 3.3 Up/down Counter with Logic Controlled Count
Enable/Disable
The initial idea to include the logic controlled count
enable/disable in the up/down counter must be categorized as
24
an intuitive approach. The idea occurred while observing the
behavior of the up/down counter in a computer simulated PLL
scheme with a ramped reference frequency. The response of
the up/down counter-DAC to a ramped reference frequency and
subsequent motor speed response are shown in Figure 3.5.
As can be seen in Figure 3.5 as the reference frequency
begins to ramp up, the counter begins to increase at an
exponential rate. The motor speed follows the exponential
rise of the counter and speed tracking is lost until the
reference frequency becomes constant again.
Various filters were initially tried in an attempt to
inhibit the up/down counter's exponential rise, these proved
to be unsuccessful. Finally in a "brute force" attempt,
logic cutouts were included in the simulation model. The
effect was immediately noticeable, the system began to track
variable reference frequencies with negligible error.
Additionally, its response to torque disturbances was
significantly faster. An example of the PLL system response
with the logic cutouts is shown in Figure 3.6.
The addition of logic controlled, up/down count,
enab le /
d
isab le introduces yet another nonlinear element to
the discrete nature of the digital PLL. And indeed makes an
analytical solution to the behavior of the control system
very difficult. A design procedure based on a linearized
model and computer simulation is presented in Chapter 5.
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IV. BRUSHLESS D.C. MOTOR AND OPTICAL ENCODER
The brushless d.c. motor has the same torque-speed
characteristics as the conventional d.c. permanent magnet
motor; what sets it apart is its lack of mechanical
commutation components. It also has the advantages of [Ref.
7]:
1. Increased mechanical power with decreased size.
2. Better heat dissipation capability.
A. BRUSHLESS D.C. MOTOR PRINCIPLES
The elimination of mechanical commutation components by
means of electronic switching means improved reliability and
longer life. Additionally, elimination of brushes allows the
motor to be used in explosive environments or where carbon
dust could be detrimental to adjacent components.
In a brushless d.c. motor, permanent magnets are
typically mounted on the rotor shaft and windings are placed
in an external, slotted stator. This configuration allows
for a low rotor moment of inertia and a more direct path for
heat dissipation to the environment. It also means a more
complex electronics package is required to provide current
switching in the motor's windings.
The basic principle of brushless commutation is to
electronically switch current to the appropriate stator
winding. The logic signals for switching to the appropriate
29
winding are provided by shaft positions sensors, which can be
Hall effect sensors or optical encoders for example. A more
detailed analysis of brushless commutation was reported by
MacMillan [Ref. 8].
B. OPTICAL ENCODER
The basic optical encoder is shown in Figure 4.1. The
disk is a flat plate fixed to the motor shaft with N slots.
The number of slots, N, can be as few as desired, however,
Source Disc Grating Sensor Motor
Fig. 4.1 Exploded View of An Optical Tachometer
there is a practical upper limit on N for a given disk
diameter. There is also an ultimate limit on N due to the
wavelength of light. Typically for a 2.5 inch diameter disk
the maximum line density is 5000.
The grating shown in Figure 4.1 is necessary when the
sensor size is large in comparison to the slot spacing. An
example of the need for grating is illustrated in Figure
4.2(a). In this example the sensor ca not distinguish when a
slot passes between the light source and the sensor. With a
30
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Fig. 4-2 (a) Sensor cannot distinguish change in light
intensity with each passing slot,
(b) Grating effectively blanks light with
each passing slot.
grating, which has the same line spacing as the disk, held
stationary between the disk and the sensor, the light is
completely blanked out with each passing shot as shown in
Figure 4.2b.
The sensor transmits a pulse train with the frequency
ftach = Nfghaft < e(l n 4a >
where tach frequency of the feedback pulse train
N = disk line density (pulses/cycle)
shaft - speed of motor shaft (cycles/sec)
It should be noted, the encoded pulse train is actually
position information. In order to determine the frequency of
the motor shaft, a number of pulses over a period of time
must be measured.
31
f tach = APulse/ A time (eqn 4.2)
kPulse = change in pulses (count)
Substituting equation 4.2 in equation 4.1
APulse/A. time = Nf shaft
taking the limit t-»0
X\w> APulse/Atime = dPulse/dt = Nf shaft (eqn 4.3)
integrating both sides with respect to time
Pulse = N
J
f shaft dt + C ( eqn 4.4)
Taking equation 4.4, the pulse train is N times the
integral of shaft frequency. The integral of shaft frequency
is shaft position, therefore the pulse train is N times shaft
position with the constant of integrating C being the number
of past pulses. The optical encoder is an implied integrator
with gain N
.
The optical encoder, used as a velocity sensor, is
superior to the generator type tachometer for a fundamental
reason. It has fewer moving parts. Additionally, its output
is not subject to variations due to variations in air gap,
temperature, and magnetic strength. Over a period of time
the velocity feedback provided by a properly mounted optical
encoder will not "drift."
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V. PLL SYSTEM DESIGN AND COMPUTER MODEL SIMULATION
The nonlinear nature of the digital phase-locked loop
scheme suggested in Chapter 3 makes an exact analytical
design procedure very difficult. A simplified approach is to
make a linearized approximation of the system, then using
computer simulation to determine the values for the control
parameters to achieve the desired response.
A block diagram for the phase-locked loop scheme, using a
logic controlled count enable/disable synchronous up/down
counter as a phase frequency detector, is shown in Figure
5.1. The parallel proportional control path has gain, K >
Kr
Vr
<o, o
I -
s
TO
CG
H I
I C
N
G
cor>OA KcW
c_><-» CJt
KcSdt
<o<< co^
KcH f
FILTER MOTOR
N
OPTICAL
ENCODER
Fig. 5.1 Block Diagram of Digital PLL Control
Scheme Indicating Nonlinear Elements
33
and a saturation non linear i ty. The saturating voltage levels
of the proportional gain path play an important role in rapid
system response and degree of overshoot to step inputs.
The interaction between the proportional control path and
the up/down counter PFD will be examined along with the
filter and optical encoder parameters in the following
sections. First, however, the motor model will be presented.
A. BRUSHLESS D.C. MOTOR MODEL
The brushless d.c. motor is basically an open loop
system. The phenomenon of back eraf, however, serves as a
"built-in" feedback loop which gives the system stability. A
block diagram for the brushless d.c. motor is shown in Figure
5.2, illustrating the feedback effect of the back emf and the
insertion of a torque loading [Ref. 8].
+
o
—
I
LS+R
K T
+
TORQUE
+
o JS-rBm
to. to.
BACK EMF
K,
N
Fig. 5.2 D.C. Motor Block Diagram
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The transfer function for an applied voltage is
WbuPL Ki
5
ECS) LJS + (LBm+Rj)S+(RBmfK bKT )
and the tachometer velocity (Oi is
O t = N(Om (eqn 5.2)
where N is the optical encoder line density.
A listing of typical parameters for a brushless d.c.
motor is provided in Table I. These are the motor parameters
used in the system design and simulation.
TABLE 1
TYPICAL MOTOR PARAMETERS
Stator inductance L 0.0016 Henry
Stator resistance R 2.74 ohms
Torque constant Kt 15 ' 9 oz-in/arap
Back emf constant K b 0.112 vol t/ ( rad /sec
)
Rotor inertia J m 0.001 oz-in/
(
rad/sec 2 )
Optical encoder disk
inertia J Q 0.002 oz-in/ rad/sec 2 )
Total motor inertia J 0.003 oz-in/ (rad/sec )
Viscous friction
coefficient B 0.0015 oz-in/
(
rad/sec )
Equation 5.1 in factored form, assuming R B
ra
to be
negligible compared to K
t K,
C±Jt]S? = /Kb (eqn 5.3)
Cj
r
(S) (rs+i)fl;s+i)
where ^" - xrr--V».
i
rt--7^
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with P| and P 2 being the roots of the characteristic equation
LJS
2
+ (LB m + RJ)S + K T K b = (eqn 5.4)
substituting the values from Table I into equation 5.4 yields
Pj = -254 P 2 = -1458
and the time constants
t; = 3.94raS ; % = 685.9^5
The motor is a stable second order system with two real
roots. For a given input voltage it will provide a constant
speed. However, because the motor is an open loop system, it
cannot provide for speed regulation in the presence of torque
loading or disturbances. In order to provide speed
regulation, the phase-locked loop is included as a method of
speed control.
B. DIGITAL PHASE FREQUENCY DETECTOR
The block labeled switching logic in Figure 5.1 is the
up/down counter's e na b 1 e / d i sa b 1 e logic as discussed in
Chapter 3. The output of the switching logic shows three
paths, which are the modes available to the up/down counter,
namely :
1. CO_ > CO. , down count disabled
2. (O < CO » U P count disabled
3. CJ r " CO* ' up/down count possible
In modes 1 and 2 the system is not phase-locked and the
up/down counter acts as a variable voltage in a path parallel
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and added to the proportional control voltage. The rate at
which the up/down counter varies depends on which logic mode
it is in and whether the "driving" signal is a constant or
variable frequency.
As an example, let GJr> CJ. and CJr is constant. That is,
a constant motor speed is desired and the motor is under
speed. The proportional control path, from the frequency-to-
voltage converters through the differential amplifier in
Figure 3.3, will provide a voltage (V ) that is proportional
to the difference between the reference speed ( GJr ) and the
feedback speed ( CO. )» within the saturation limits of the
amplifier .
V
p = K p (CJr-(^)
The up/down counter will count up (down count disabled)
at a rate proportional to CJ • With CJ
r
being constant, the
up/down counter output voltage (V ) will be
V
c
(t)=K
cku(kT) for kT <t < kT+T (eqn 5.5)
where K
c
_ voltage increment /count
T = 2/fr/cjOr sec/count
t = time (sec)
k = integer value of count
u(kT) = unit step function
From equation 5.5 the time required for the up/down
counter to reach an operating voltage sufficient to drive the
motor at the reference speed is a function of Kq and ***\*
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Now consider the case when CO
.
> CO
r . The motor is over
speed and the counter will only count down (count up is
disabled). The rate at which it will count down is
proportional to CJ^ . Initially, CJ. is greater than CJ) and
slows until CJ»-G3y * which means the rate at which the
counter changes also slows, but not less than CJ • The
counter will count down faster than it counts up.
The third mode which can exist is when the reference
speed and feedback speed are very nearly equal. In this
case, the system is phase-locked, the up/down counter is
acting as a frequency error integrator, and the proportional
control signal is nearly zero. Under these conditions the
digital phase frequency detector can be modeled as a
proportional-integral controller as shown in Figure 5.3 (see
eq uation 3.6).
GJr
i—
*
Kp
+.
-rfj
^
5
+Js FILTER MOTOR
^m
?
*o
<A
€
v
)
Fig. 5.3 Block Diagram of Digital PFD in Phase-Lock
The block diagram in Figure 5.3 is only an approximation
of the PLL scheme when the system is in phase-lock. It
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should be kept in mind, when choosing the system parameters,
the system does operate in three modes.
C. PLL DESIGN PARAMETERS
The choice of system parameters depends on the system
application. There are clearly trade offs to be made. This
section will discuss how each parameter affects the system's
response .
1
.
Incremental Counter Voltage K
c
The value of Kc * s tne Uroiting factor in the dynamic
range of control. It also affects the resolution of the
frequency error integration and rate at which the up/down
counter can change voltage. The rate at which the counter
changes is equally affected by N, the optical encoder line
density .
The minimum value of K
c j. s specified by the size of
the counter (number of bits) and the range of motor speed the
counter must track.
K c(min) = V ran g e /Count raax (eqn 5.6)
where V range = voltage range required to drive the
motor over the desired speed range
Count m o V = maximum count available in the counter
For example, it is desired to control the motor speed
over a range of to 1000 rad/sec. The voltage required to
drive the motor at 1000 rad/sec is 112 volts. Assume an
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8-bit counter, the maximum count then is 2^ = 256 which
i ludes 0. So the maximum count available is 255 then
K c (min) = 112 volts/255 counts = 0.439 volts/count (eqn 5.7)
With this value of K
c the controller could drive the
motor at 1000 rad/sec assuming no torque loading or other
disturbance. If a torque load is expected at the maximum
speed of operation, K c must be increased to avoid exceeding
the counter's limit. Exceeding the counter's limit m ust b e
avoided
,
most up/down counters cycle to zero when their
maximum count is exceeded.
Figures 5.4 through 5.7 illustrate the effect on
frequency error integration resolution and time required to
achieve phase-lock for two different values of K (all other
system parameters being the same). In Figure 5.4, with K c =
3.30, it takes 5.25 ms for the counter to reach V
n (see
Figure 3.2 and equation 3.7). The largest percent error
variation from the reference speed is 0.0537% in Figure 5.5
once phase-lock is acquired. In Figure 5.6, with K c = 1.32,
it takes 14.0 ms for the counter to reach V
n . However, the
percent error variation from the reference speed is only
0.0186% in Figure 5.7. Clearly, the larger value of K
c has
the advantage of acquiring phase-lock much quicker at the
expense of speed regulation error.
2 . Optical Encoder Line Density N
The rate at which the counter counts up and down is
directly affected by the optical encoder line density. From
40
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equation 4.1 the optical encoder acts as an amplifier and is
so represented in the system block diagram (Figure 5.1). The
counter is triggered by the leading edges from reference
frequency pulse train and feedback pulse train which are N
times the desired motor frequency and N times the motor
frequency respectively. By increasing N, the rate at which
the counter will change also increases.
Figures 5.8 and 5.9 illustrate the effect of
increasing N from 36 (in Figures 5.6 and 5.7) to 120. In
Figure 5.8 the system acquires phase-lock in 6.30 ras as
compared to 14.0 ms with N = 36. The speed error is further
reduced to less than 0.008 percent by increasing N.
From the discussion of optical encoders, Chapter 4,
it is evident that the position of the motor is "sampled"
every 1/N revolution. The value of N then is a measure of
the sampling rate of the system which, in part, explains
the reduced speed error with increased N. There is a limit
to increasing the value of N. As previously mentioned, N is
a gain element and as such increasing N will tend to make the
system unstable.
3. Proportional Gain K
p
and Saturation Amplifier
The proportional control voltage (Vp) plays an
important role in the system response to step inputs of both
reference frequency and torque.
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From the block diagram, Figure 5.1
V
p
= K
p
- Otf if |V p | < V sat
= ±V sat if \V p\ V sat
where V sa t = Amplifier saturation voltage
and
CJt= (COr-CJt)
with CO = N • desired speed (CO<j)
C\J< = N • motor speed (GOm)
then
cot = n . (ca-(j)
Substituting equation 5.10 in 5.8 yields
(eqn 5.8)
(eqn 5.9)
(eqn 5.10)
V
p = KpN(U)^Q) (eqn 5.11)
from equation 5.11 Vp is a function of both Kp a
n
« N.
Clearly, if both K and N are chosen to be large, then the
proportional control voltage V
p
,
would be large for even
small speed errors.
The amplifier used for the proportional control
voltage, :o be practical, must have saturation limits (+Vsat^*
In order for the proportional control signal to operate in
the linear region of the amplifier, the gain K p N must not be
so large as to drive the amplifier into saturation for small
speed errors when the system is in phase-lock.
The magnitude of the saturation voltage must also be
considered in the system design. A large saturation voltage
provides a fast response for large step speed command inputs;
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however, it causes an overshoot for smaller speed command
inputs. An example of the system response to two speed
commands using two different values for V" sat i s shown in
Figures 5.10 through 5.13. In Figure 5.10 with V sat = 50
volts and £Jj = 100 rad/sec, there is a 6 % overshoot, with
phase-lock acquired in 5.25 ms and a steady state error of
less than 0.008 %, which is the same in Figure 5.11 except
Vsat = 100 volts and there is a 15% overshoot. In Figure
5.12 with V sat = 50 volts and 6J4 = 1000, there is a 5%
overshoot with phase-lock acquired in 10.2 ms. In Figure
5.13 with V sat = ioO volts, there is a 2% overshoot but
phase-lock is acquired in only 7.75 ms. Both have steady
state errors of 0.0008% but with V sat = 100 volts, phase-lock
is acquired in less time.
4. Filter
In developing a design approach for the system
filter, two characteristics become clear from simulation
studies :
1. A low pass filter induced an unacceptable limit
cycle
.
2. In order for the up/down counter to achieve a true
phase-lock, with a high reference frequency input,
the bandwidth of the linearized phase-lock model
had to be sufficiently wide.
Justification for the above statements is provided in
the next section where the simulation studies are presented.
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D. SIMir TION STUDIES
When analyzing a linear system the Bode diagram, Nichol's
plot and other classical methods can be used to determine the
system's transient response and stability. If these methods
are applied to nonlinear systems, often the best that can be
expected is an estimate of the nature of the transient
response. In order to obtain more accurate predictions,
simulation studies are used [Ref. 9].
A computer simulation model of the digital PLL system
shown in Figure 5.1 was developed using the IBM Digital
Simulation Language (DSL/360). A listing of the basic
program is provided in Appendix A.
Figure 5.1 illustrates the three modes of operation of
the digital PLL scheme described in Chapter 3, using the
up/down count enable/disable logic. Of primary importance to
this thesis is the proper operation in the phase-locked mode.
The linearized model in Figure 5.3 is an approximation of
the system when operating in the phase-locked mode. The
transfer function for this model is
CJ
t
(S)
CJ
r
lS)
KpS-fK, s+z f
S+F
f
N
K
(TS + IXTS+I)
where K p = proportional gain ( vol ts/
(
rad/sec )
)
Kq = Counter gain (volts/rad)
filter zeroZ F =
r f =
N =
(eqn 5.12)
filter pole
optical encoder line density (pulses/rad)
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K = motor gain = (8.929 ( rad/sec
)
/volt )
^ = 1/Px = 1/254 sec
Tz = i/p 2 = 1/1458 sec
The desired control system performance was to provide
less than 0.5 percent speed error for a step or ramped
reference speed over a range of 100 to 1000 rad/sec. Also to
provide the same speed regulation with up to a 90 oz-in
torque applied.
In order to drive the motor at 1000 rad/sec the input
voltage must be
1000 (rad/sec)/8.929 ( rad/sec ) /volt = 112.0 volts (eqn 5.13)
Assuming an 8-bit counter and 8-bit DAC is used, the
minimum value for K
c (assuming no torque is applied at the
maximum speed) from equation 5.6
K
c = 112 volts/255 counts = 0.439 volts/count (eqn 5.14)
An initial value of Kc = 0.66 volts/count was chosen in order
to provide control for a torque load at maximum speed.
The optical encoder line density, N, was arbitrarily
chosen to be 36.
In an initial attempt to facilitate a simplified design
approach, the filter zero was chosen to cancel the low
frequency pole of the motor. The filter pole was selected to
be one decade larger than the filter zero to provide a low
pass filter effect, that is to make the system bandwidth less
than N • 1 rad/sec. The initial saturation voltage of the
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proportional control amplifier was chosen to be 10.0 volts,
to avoid overshoot for a step input of 100 rad/sec, and a
proportional gain K
p
= 0.066 was selected to insure a large
linear region of operation.
From equation 5.12 it can be seen the proportional-
integral (PI) controller has a zero at K c /K p , therefore a
small value of K
p provides for a large zero and subsequently
reduces the system bandwidth.
Simulation runs were conducted using the above system
parameters and it was observed that although the system
behaved as expected for motor speeds of 100 rad/sec, as the
speed was increased the up/down counter no longer would
achieve a true phase-lock. At the higher reference
frequencies the up/down counter would begin to transition
between three voltage levels as shown in Figure 5.14. By
reducing the value of N, it was found that the system would
behave as expected at the higher motor speeds, however, the
steady state error was significantly increased for lower
speeds due to the reduced sampling rate. In an attempt to
reduce the steady state speed error, the proportional gain
was increased. It was observed that the reference frequency
could now be increased before the system began the transition
between three voltage levels.
By increasing K p> the zero of the PI controller is moved
to a lower value and the system bandwidth is increased.
Figure 5.15 is the Bode plot of system with the initial
parameters. Figure 5.16 shows the increased bandwidth of the
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system with K
p increased to 0.66. The output of the
up/down counter for the motor speed of 1000 rad/sec is shown
in Figure 5.17. Clearly, there is a cycle for cycle
correspondence between the input pulse train S\ and the
feedback pulse train S 2 . The output of the up/dpwn counter
is a pulse train of constant frequency and pulse width, with
an average value sufficient to drive the motor at the
reference speed.
Further simulation runs were conducted with Kp - 0.66 and
increased values of N. The results were that the steady
state output of the up/down counter began to exhibit the
transition between three voltage levels again. With the
successful results of extending the bandwidth by moving the
PI controller zero, the bandwidth was increased by changing
the filter pole-zero combination. A Bode plot of the system
with N = 72 and a filter zero at 5000 rad/sec and pole at
50,000 rad/sec is shown in Figure 5.18. The steady state
output of the up/down counter-DAC is shown in Figure 5.19,
again by extending the bandwidth the optical encoder line
density could be increased, from N = 36 to N = 72, and the
system would acquire phase-lock.
The objective is clearly to make N as large as practical.
Increasing N has several beneficial effects, of particular
benefit with the counter's enable/disable logic, increasing N
increases the rate at which the counter will change.
Increasing N also reduces speed error by increasing the
sampling rate when the system is phase- locked . From the
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transfer equation, equation 5.13, the system bandwidth can
also be increased by increasing K c «
An increase in the counter step size (K
c ) reduces the voltage
resolution (see section C.l); however, this can be
compensated for by increasing the sampling rate. Increasing
K c will also increase the rate at which the counter will
change
.
Figure 5.20 is a Bode plot of the system with K
c = 1.32,
K D
= 1.32 and N = 120. Figure 5.21 shows the up/down counter
in steady state has acquired phase-lock with a motor speed of
1000 rad/sec.
An example of the controller's performance to a step
input, followed by a ramp up, a ramp down, then a step down
followed by a torque load, is shown in Figure 5.22. The
following system parameters were used:
K
c = 1.32 volts/count
K D
= 1.32 volts/ ( rad/sec)
V sat ±50 volts
N = 120
F(S) = 10 • ((S+5000)/S+50000))
The control scheme is capable of tracking the reference
input over a wide range with less than 0.02% error and
regulates for a torque load of 90 oz-in.
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VI. SUMMARY
A. REMARKS AND CONCLUSIONS
Digital phase-locked loop has been shown to be a viable
method of accurately and reliably controlling the speed of a
brushless d.c. motor. The addition of logic controlled,
count enable/disable, to a synchronous up/down counter was
shown to improve the performance of previously proposed PLL
control schemes. An exhaustive search of operating
conditions demonstrated the enhanced stability of the system
and its robust nature to parameter variations.
Digital computer simulation of the phase-locked loop
scheme proved to be an invaluable aid in its development.
However, there still exists a need to develop an accurate
mathematical model.
B. RECOMMENDATIONS FOR FURTHER STUDIES
The computer simulation model assumed an ideal digital
frequency-to-voltage conversion. It is recommended that for
further studies a more advanced model of the AN-210 PLL
frequency-to-voltage converter be included.
The model and analysis in this thesis were developed from
linear control theory. Future studies could be conducted
using discrete control theory and the z-transform.
It is c "tainly recommended that the control scheme be
implemented in hardware and tested with a specific
application in mind.
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APPENDIX A
LISTING OF MODEL PROGRAM
The program listing in this section is a basic program
that simulates the action of a digital up/down counter and
brushless d.c. motor. The motor that was modelled was a
commercially available brushless d.c. motor.
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